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1. INTRODUCTION
1.1. Background and Motivation
Silicon semiconductor integrated circuit technology has played a critical role
for decades since the 1960's in most of very large scale integrated circuit (VLSI),
mixed-signal integrated circuit, and radio-frequency integrated circuit (RFIC) sys-
tems. Driven by the highly demanding market of wireless communications, high-
speed communication backbones, optical networks, and the trend of system-on-a-
chip (SoC), current integrated circuit design is aimed at increasing operating fre-
quencies, chip areas, and integration densities. For example, at the time of writing
this thesis, the world's fastest desktop CPU chip was just released, which operates
at 2GHz with integration of about 42 million transistors in 0.18im technology [1].
The electrical performance of on-chip interconnects has become a limiting factor in
the performanceofmany such modern applications including RFICs, mixed-signal
circuits as well as high-speed VLSI circuits.
On-chip interconnects are the wires that are used to interconnect the circuit
cells, components, and blocks, etc., in integrated circuit chips.Figure 1.1 shows
the typical configuration of on-chip interconnects. While the ideal wire does not
affect circuit performance at all, a real wire exhibits significant transmission line
effects that may have a dominant influence on the integrated circuit operation.2
These interconnect effects increase as device dimensions are reduced and thus can
dominate in today's deep submicron technologies. This situation is even aggravated
by the fact that rapid improvement in technology is making the volume production
of larger and larger die sizes economically feasible, which results in increases in
average length of interconnect wires and in the associated transmissionline effects.
In general, interconnects can lead to significant signal delay, cross-talk, and power
dissipation in the metallization and the lossy silicon substrate [2].Consequently,
efficient and accurate simulation taking into account the important interconnect
effects is becoming an essential stage and has become a major bottleneck in the
whole IC design cycle.
On-chip interconnects
Ground Plane
FIGURE 1.1.Typical on-chip interconnects3
On-chip interconnects are fabricated in various shapes of planar transmission
line configurations.Further more, many important on-chip-wiring-based passive
components, such as spiral inductors, are also constructed by planar transmission
line structures. As shown in Figure 1.1, all these planar transmission lines are re-
alized in inhomogeneous media and with silicon substrates of conductivities varying
from lightly doping levels to heavily doping levels. Due to the semiconducting nature
of the silicon substrate as well as the complicated inhomogeneous media structure,
it is generally difficult to accurately characterize these planar transmission lines on
silicon substrate, i.e., on-chip interconnects. The inhomogeneous media structure
make it difficult to develop closed-form equations, and the lossy silicon substrate
layer leads to significant frequency-dependent and conductivity-dependent effects
particularly at high operating frequencies, which makes the characterization even
more complicated.
Transmission lines on silicon substrate have been extensively studied by full
wave electromagnetic (EM) analysis [3],[4], [5] and more recently by quasi-static
EM approaches [6], [7]. Generally speaking, all these numerical EM techniques are
based on analyzing the electric and magnetic field distributions by solving applica-
ble multi-dimensional wave equations subject to a certain type of given boundary
conditions.Typical techniques include the Method of Moments (MoM), the Fi-
nite Difference Time Domain Method (FDTD), and the Finite Element Method
(FEM), etc. In the case that the solution to the Laplace equation can adequately
approximate the properties of the structures in the frequency range of interest, the
quasi-static EM methods can significantly reduce the cost of simulation. A quasi-
static Spectral Domain Approach (SDA) has been successfully applied in solving
for planar transmission line structures including on-chip interconnects on silicon
substrate [8]. Particularly, it is recommended to use these rigorous EM techniques
when very accurate frequency-dependent characterization of on-chip interconnectsrI
on lossy silicon substrate is needed. However, EM analysis, in general, takes a con-
siderable amount of time, which severely lowers the efficiency of analysis for on-chip
interconnect effects.For example, at the early stage in the IC design cycle, it is
quite common in practice that a very fast yet considerably accurate estimation of
on-chip interconnect effects is needed to provide the designer a first insight on the
interconnect performance. Using rigorous full-wave or quasi-static EM techniques is
not suitable for fast simulation purposes, where the bottleneck of the entire process
in determining the characteristics of on-chip interconnects is the time consuming
EM simulation.
Hence, it is highly desirable to have fast yet adequately accurate solution
to the on-chip interconnect issue.It is one of the major goals of this thesis work
to develop a very fast extraction methodology and modeling approach to capture
the frequency-dependent characteristics of on-chip interconnects on lossy silicon sub-
strate. Frequency-dependent transmission line parameters,R(w), L(w), G(w), C(w),
are usually used to fully characterize the on-chip interconnect properties. This the-
sis focuses on the derivations of closed-form expressions forR(w), L(w), G(u.), C(w)
that are suitable for computer-aided design (CAD). The goal is to significantly speed
up the on-chip interconnect simulation and CAD modeling by replacing the time-
consuming EM analysis by a fast closed-form-expressions-based extraction tech-
nique.
1.2. Organization of the Study
This thesis presents the analysis and fast extraction methodology for line pa-
rameters of a class of on-chip interconnects. The main focus is on typical microstrip-
type planar transmission line structures on a silicon substrate. An overview of the
research work and the organization of the study is given below.5
Chapter 2 presents the basic theory of planar microstrip transmission lines
on silicon substrate.Rigorous electromagnetic field analysis of conventional mi-
crostrip lines is reviewed as a background.Previous studies on Metal-Insulator-
Semiconductor (MIS) structures are briefly introduced, with emphasis on the un-
derstanding of the physical behavior of the different operating modes as well as
the corresponding equivalent circuit models. Currently available EM based extrac-
tion approaches are summarized, showing the disadvantage in computation time.
The new methodology of developing closed-form expressions, which includes the
significant frequency- and conductivity-dependent lossy silicon substrate effects, is
therefore very worthwhile to be developed.
Chapter 3 starts with the single microstrip line on silicon substrate. The
investigation on the simplest configuration can clearly capture the different mecha-
nisms that cause the overall complexity in extracting the line parameters of on-chip
interconnects and thus eases the derivation of complete closed-form expressions. A
complex image approach is introduced and extended to MIS structures. The series
impedance line parametersR(w)andL(w)are developed using the extended image
approach, that represents the complicated lossy effects of silicon substrate. The
shunt admittance line parameters G(w) and C(w) are developed using asymptotic
solutions in the low- and high- frequency limits based on the broadband equivalent
circuit model and the physical behavior at the upper and lower frequency limits. The
accuracy of the new modeling approach is illustrated by comparison with full-wave
and quasi-static EM solutions.
Chapter 4 addresses the coupled microstrip on-chip interconnects on silicon
substrate. The calculation of static partial self and mutual inductances is reviewed
as a background. The complex image approach is extended to the coupled line
case to calculate the complex inductance matrix, from which the series impedance
parameters{R()}and[L(w)]can be extracted. The shunt admittance parameters[G(w)] and [C(w)] are obtained using high- and low-frequency asymptotic solutions,
but involve a more complicated extraction procedure. A simple yet efficient approach
based on A -Y transforms is used to extract the two-port capacitance network.
The validations are done with EM simulations for various dimensions and process
parameters.
Chapter 5 presents applications of the developed new modeling approach
and fast extraction technique for on-chip interconnects on lossy silicon substrate.
The developed closed-form expressions for on-chip interconnects are implemented
into the on-chip interconnect modeling tool, CELERITY. By replacing the time
consuming EM extraction part with the fast, compact, yet adequately accurate
closed-form expressions, very fast on-chip interconnect parameters extraction can
be obtained to speed up the entire process of on-chip interconnect CAD modeling.
The improvement in simulation time, including frequency-dependent line parameters
extraction and equivalent lumped subcircuit model extraction, is shown to be a
factor of tens to several hundred, as compared with an EM-based tool.
Chapter 6 concludes the study and suggests further research.7
2. BASIC THEORY OF MICROSTRIP
ON-CHIP INTERCONNECTS
2.1. Introduction
Due to dense, large chips with higher operating frequencies, the electrical
performance of on-chip interconnects has become a limiting factor in the perfor-
mance of integrated circuits. The interconnectioneffects such as loss, dispersion,
delay, and crosstalk may degrade the performance of integrated circuits.There-
fore, a thorough understanding and accurate simulation of on-chip interconnects are
required in order to confidently predict the circuit performance.
Microstrip transmission lines are one of the most elementary components in
form of interconnects in modern silicon-based integrated circuits. As the most com-
mon interconnect in conventionalRF/microwave circuits, microstrip transmission
lines on lossless or very low loss substrate have been thoroughly studied over years.
With the increasing interest in silicon based integrated circuit and more recently
system-on-a-chip (SoC), microstrip lines on insulator-semiconductor have attracted
various research effort from different angles. Hasegawa [3] studied the interactions
between the electromagnetic fields and the lossy substrate and introduced his cate-
gorization of three major operating modes as well as the corresponding equivalent
circuits. Various numerical electromagnetic techniques have been successfully ap-
plied to deal with microstrip lines on silicon substrate.Different lumped circuit
modeling approaches aiming at efficient simulation at the circuit level have been
developed.
This chapter introduces the basic theory of microstrip on-chip interconnects.
Maxwell's's equations are first reviewed as a background, followed by the field anal-
ysis of microstrip transmission lines. The conventional way of characterizing trans-ri
mission lines in terms of line parameters is thereafter introduced. MIS structure
is explained with focus on the physical origins of each operating mode and the ef-
fects of silicon substrate loss. An overview of the related research work on MIS
interconnects is given and the motivation for this research is then elucidated.
2.2. Field Analysis of Planar Transmission Lines
Maxwell's equations are the fundamental laws governing the behavior of elec-
tromagnetic fields. In general, Maxwell's equations take the following form
aB(r, t) VxE(r,t)= (2.1)
at
DD(r,t) V x H(r,t) = +J(r,t) (2.2)
at
V D(r, t) = p(r, t) (2.3)
VB(r,t)=O (2.4)
where E and H are, respectively, the electric and magnetic field intensities, D and
B are, respectively, the electric and magnetic flux densities, J is the conduction
current density, and p is the electric charge density.
The relationships of D to E and B to H are known as constitutive relations
D = EE (2.5)
B=uH (2.6)
whereandtare, respectively, the permittivity and permeability of the medium.
Maxwell's equations describe essentially how the electromagnetic fields are
generated from sources p and J. In order to solve Maxwell's equations, one also needsthe constitutive relations, which macroscopically characterize a material medium
and how it responds to electromagnetic fields.
In general, for transmission line structures, the electric and magnetic fields
are the solutions of homogeneous vector Helmholtz equations, i.e.,
V2E + k2E=0 (2.7)
V2H + k2H=0 (2.8)
where k is the wave number. Under the assumption of axial uniformity, the type of
solution sought of (2.7) and (2.8) is that corresponding to a wave that propagates
along the axis, here assumed to be the z-axis. The general solutions can be separated
into transverse and axial components as [10]
E(x,y,z)=Et(x,y,z) +E(x,y,z)
=e(x, y)e+ e(x, y)e (2.9)
H(x, y, z)=Ht(x, y, z) + H(x, y, z)
=h(x, y)e1 + h(x, y)e (2.10)
where E, H are the transverse components, and E, H are the axial components.
Also note that e and h are transverse vector functions, and e and h are axial
vector functions.
It is of particular interest to study three types of solutions: transverse elec-
tromagnetic (TEM) waves, where E=H=0, transverse electric modes (TE),
where E=0 but H0, and transverse magnetic modes (TM), where H=0 but
EZ0.
The microstrip line does not support pure TEM waves because of the inho-
mogeneity of the surrounding medium. However, when the transverse dimensions10
are much smaller than the wavelength, a quasi-TEM assumption may beapplicable
[9], [11]. It was reported that the quasi-TEM assumption may be valid up to switch-
ing speeds of 7ps [11]. Under the quasi-TEM assumption, the original vector field
problem is reduced to a problem of finding a scalar potential I which is a solution
of two dimensional Laplace equation
V(x,y)=0 (2.11)
and satisfies the proper boundary conditions. Thus the fields are given by
E = E =ee1_Vte±3 (2.12)
H = H = +he±3=Yoa x ee±3/ (2.13)
whereY0is the wave admittance.
More rigorous EM analysis of the microstrip transmission line shows that
the actual propagating waves are the hybrid of TM and TE modes. Since TMO
is the lowest wave mode that the microstrip transmission line can support, it is of
fundamental importance to have EM solution of TM waves. Separating (2.7) into
axial and transverse parts and replacing V2 by V/32 yields [10]
Ve(x, y) + ke(x, y)0 (2.14)
Ve+ke=O (2.15)
where k = k2/32. Oncea solution of e satisfying ( 2.14) subject to the boundary
conditions is obtained, the transverse fields are then given by
j/3 = eei =_;Vteze:F3uJz (2.16)
H = +Yeaz x (2.17)11
whereYeis the wave admittance for TM waves. Therefore the complete expressions
for the waves propagating in the +z are given by
E = (e + e)e (2.18)
H = (h +hz)e (2.19)
Specifically, for a microstrip line on a lossless substrate with thickness H, the
unknown charges and current densities on the conducting microstrip, p and J, can
be expressed as
p(x, y, z) =Ps(X, z)6(yH) (2.20)
J(x, y, z) = J(x, z)ö(yH) (2.21)
and the substrate material is characterized by a dielectric constant ,, in the y
direction andin the x and z directions. With the aid of vector magnetic potential
A, which is an auxiliary variable defined as
(2.22)
solving the original equations becomes seeking for solutions to the following homo-
geneous equations, subject to the specified boundary conditions, in the substrate
region [10]
(V2 + Erkg)Ax = 0 (2.23)
(V2 + irk)Az = 0 (2.24)
V2A + fkA jwliofo(Ey fr) (2.25)
Dy
+ + Erk=
DA
(2.26) +
r
Therefore, the corresponding electric and magnetic fields in microstrip transmission
line can be solved with the solution of A available, which can be obtained by solving
the above homogeneous equations.12
2.3. Transmission Line Parameters
Although the field analysis can give complete characterization of the trans-
mission line property, it is advantageous to use the circuit parameters to describe
the transmission line. A general form of the transmission line model consists of a
per unit length (p.u.l.) series impedance Z(w) and a p.u.i. shuntadmittance Y(w),
as shown in Fig. 2.1.
z(w)
FIGURE 2.1.P.u.l. general form of transmission line model
Z(w) = R(w) + jwL(w) (2.27)
Y(w) = G(w) + jwC(w) (2.28)
Moreover, it is common to use distributed circuit parametersR, L, G,and
C to fully capture the transmission line characteristics. It should be noted that, in
general, these parameters are frequency-dependent. Figure2.2shows the frequency
dependent p.u.l. distributed circuit model of the transmission line. It is important
to understand the physical meaning ofR, L, G,and C parameters and relate them13
R(W)L(W)
FIGURE 2.2. Transmission Line Parameters:p.u.l. R(), L(w), G(w),and C(w)
to the electrical and magnetic fields. These parameters can be determined from the
evaluation of the stored electric and magnetic energy and power disspation (loss)
in the transmission line structure.Lmeasures the energy stored in the magnetic
fields. C measures the energy stored in the electric fields. The power loss in the
conductor as well as the eddy current loss in the lossy substrate, e.g., silicon sub-
strate, is accounted byR.The power loss due to the dielectric or lossy substrate is
accounted for byG.For TEM or quasi-TEM waves, suitable definitions for the p.u.l.
parametersR, L, G,and C based on the above energy concept can be expressed in
the form of line or surface contour integrals [10]
H.H*dl (2.29)
1010sl+s2
L =f
H H*dS (2.30)
1010S
G=f
E E*dS (2.31)
= (2.32)14
Here 1is the total current on the line andV0is the potential difference.Rm =
1/cröand (5 is the skin depth. The dielectric has a complex permittivity=
j".In (2.29), (2.30),(2.31) and (2.32), integrals of electromagnetic fields over the
appropriate contours are used as convenient definitions for voltage and current.
These definitions of voltage and current are valid, however, only for TEM and quasi-
TEM, as stated earlier.
For TM waves, the contour integral definitions of voltage and current are
no longer applicable due to the presence of longitudeelectric field, which implies
that the transverse components do not satisfy the static situation. A more rigorous
energy-based method has been applied to obtain the correspondingR, L, G,and
C parameters [13].However, in the content of this thesis, TEM or quasi-TEM
assumption is always satisfied.
It is also conventional to use propagation constant 'y and characteristics
impedanceZ0to describe the transmission line characteristics. TheR, L, G,and C
transmission line parameters are related to them as
= a+ j/ =[R(w) + jwL(w)][G(w) + jwC(w)] (2.33)
z0=
R(w) + jwL(i4
G(w) + jwC(w)
where a is the attenuation constant and 3 is the phase constant.
2.4. Metal-Insulator- Semiconductor Interconnects
(2.34)
Metal-insulator-semiconductor (MIS) interconnects, being one of the most
elementary components in modern integrated circuits, have been of fundamental
interest. The MIS structure, as illustrated in Figure 2.3, may exhibit complicated
behavior due to the semiconducting property of the doped silicon substrate. The15
slow-wave propagation, which will be clarified later in this section, of such inter-
connects can be employed to reduce the size and cost of distributed elements to
realize delay lines, phase shifters, voltage-tunable filters, etc. Moreover, the energy
loss effects resulting from both semiconductor substrate and conductor strip may
have significant impacts on the overall performance of MIS interconnects. In order
to analyze and model the on-chip interconnects accurately, it is very important to
understand the MIS structure clearly.In the following text, basic aspects of the
MIS structure are reviewed.
Metal
Ground Plane
FIGURE 2.3.Metal-Insulator-Semiconductor (MIS) structure
In 1971, Hasegawa thoroughly studied the influence of the semiconducting
substrate in a microstrip line on silicon and silicon-dioxide (SiSi02) system on the
transmission line characteristics over a wide range of silicon substrate conductivities,
using a parallel-plate waveguide model as well as experimental data[3].For the
first time the concept of three major operating modes was introduced. According
to his studies, depending on different operating frequencies and doped silicon con-
ductivities, there may exist three fundamental operating modes in an MIS system,16
i.e., dielectric quasi-TEM mode, skin-effect mode, and slow-wave mode, as qualita-
tively illustrated in Figure 2.4. Since each mode has a complicated wave propagation
mechanism resulting from the interactions of the electromagnetic fields and the lossy
substrate, it is helpful to first understand the physical origin of each mode and then
model each of them in terms of frequency- and conductivity-dependent distributed
series and shunt transmission line parameters.
Dielectric
Quasi-TEM Mode
Skin-Effect
N. Mode
Slow-Wave Mode
FIGURE 2.4.Three major operating modes in frequency-conductivity domain
chart
When the frequency-conductivity (was) product is low enough to produce
a small dielectric loss angle, the silicon substrate can be treated as a dielectric and
the corresponding MIS system can be treated as a microstrip line fabricated on a
two-layer dielectric consisting of silicon and silicon-dioxide. The fundamental mode
would resemble the TEM mode very closely since the wavelength is much larger
than the physical height of the substrate media. Moreover, since the physical height
of the silicon layer is greater than that of the oxide layer for practical cases, most
of the electromagnetic field is concentrated in the silicon layer. In this mode, the17
knowledge of electrostatic analysis of quasi-TEM mode can be employed, which
assumes no longitudinal variation in field distribution.
On the contrary, when the frequency-conductivity(wasi)becomes large
enough to yield a small field penetration into the silicon substrate, the silicon layer
acts just as an imperfect (i.e., lossy) ground plane. In this mode, only a small por-
tion of field exists in the silicon layer due the wave reflection at the interface between
oxide and silicon. Hence the wave propagation mechanism is mainly determined by
the interactions between the conducting strip and the skin depth in the silicon layer.
This mode is named skin-effect mode.
In addition to the above two limiting cases of lossless dielectric and lossy
metallic, there exists a third mode when thewasstays in the intermediate range,
for example, when the frequency is not very high and the silicon conductivity is
moderate. In this mode, the silicon substrate exhibits the semiconducting behavior.
The slow-wave mode was described by Guckel in [14]. The propagating velocity
slows down owing to the energy transfer across the interface associated with the
dielectric dispersion and strong interfacial polarization at the silicon substrate.
Based on the above qualitative explanation of the physical origin of each
mode, equivalent circuits were proposed, as shown in Figure 2.5.In the quasi-
TEM mode, the conduction current in the silicon layerisnegligible compared to
the displacement current since the relaxation frequencyas/cs ismuch less than
the operating frequency.Hence the shunt part consists of two series connected
capacitances. Note that R represents the conductor loss andL0+scorresponds
to the flux linkage between the conductor strip and the ground plane through the
double-layer dielectric consisting of oxide and silicon. On the contrary, in the skin-
effect mode, the shunt displacement current is negligible compared to the conduction
current because the magnetic field penetration into the silicon substrate is just the
substrate skin depth. Moreover, this leads to a reduced inductance value because theflux linkage is only in the oxide layer and the skin depth into the silicon layer. The
series resistance also increases by an additional term ofR8since additional energy is
dissipated by the longitudinal substrate currents (eddy currents). In between these
two modes, i.e., in the slow-wave mode, both shunt capacitance and conductance
should be included in the silicon substrate since neither displacement current nor
conductance current dominates over the other one.
Rc Lox+si
JCsi
Rc+RsiLox+s Rc+Rsi Lox+sI.skin
(a)Quasi-TEM mode(b)Slow-wave mode (C)Skin-effect mode
FIGURE 2.5.Equivalent circuits for three operating modes of MIS structure
The equivalent circuits not only qualitatively explain and represent the dif-
ferent mechanisms in the three different modes but also suggest that one may study
the circuit elements separately. For example, in the slow-wave mode, which is of
particular interest because it appears to be within the frequency and conductivity
range suited for on-chip interconnects, both conductor loss andsubstrate loss con-
tribute to the overall resistance, and it has been shown that they are approximately
additive [16]. The analytical expression for conductor loss appears well known while
the loss due to the semiconducting silicon substrate is more complicated. One may19
concentrate on the analytical expression for the latter one by assuming a perfect
conductor.
2.5. Overview of Analysis and Modeling Techniques for MIS
Interconnects
There has been much research done to analyze and model MIS interconnects.
Various techniques can be roughly categorized into numerical electromagnetics (EM)
based analysis and physical models based analysis, although the classification criteria
are not unique.
Numerical EM analysis refers to those various numerical algorithms of solv-
ing for rigorous electric and magnetic field solutions of the corresponding Maxwell's
equations with proper boundary conditions and constitute relations. Different ap-
proaches for this type of analysis can be roughly classified into three categories,
quasi-TEM (quasi-static) analysis, frequency-domain full-wave analysis, and time-
domain full-wave analysis.
As stated earlier, MIS structures can not support a pure TEM wave mode
due to the inhomogeneous dielectric medium and energy disspation in the lossy
substrate. However, under certain conditions when the transverse dimensions are
much smaller than the wavelength, the longitudinal variation in field distribution
can be ignored with acceptable accuracy and thus a quasi-TEM assumption may
be applied. The original Maxwell's equations can be solved more easily by virtue
of quasi-TEM assumption. The commonly used approach to solve the quasi-TEM
problem is based on potential theory, which basically simplifies the original vector
field problem to a potential problem by introducing an auxiliary variable, i.e., an
electric scalar potential. This can significantly reduce the complexity as well as the
computation time while preserving adequate accuracy.20
When the quasi-TEM assumption is not satisfied or a very accurate solu-
tion is required, full-wave analysis should be used. The frequency-domain full-wave
analysis solves the problem of interest at each interesting frequency point.Con-
sequently, it can easily incorporate various frequency-related effects, such as skin
effect, dispersion, losses, reflections at discontinuities, etc. Generally it solves one of
three equivalent sets of equations, time-harmonic Maxwell's equations, Helmholtz
wave equations, and Green's functions-based integral equations. The first two are
in nature differential equations while the latter one is in nature an integral equa-
tion. Commonly used algorithms include, but are not limited to, finite difference
method (FDM, [17]), finite element method (FEM, [18]), spectral domain approach
(SDA, [19]), frequency-domain transmission line matrix method (FDTLM, [20]), etc.
For transient analysis, time-domain full-wave analysis is more powerful and efficient
than frequency-domain analysis. The most widely used algorithms include the finite-
difference time-domain (FDTD, [21]) method and the time-domain transmission line
matrix (TDTLM, [22]).
Physical models refer to those modeling approaches based on physical con-
cepts. This type of techniques includes, but is not limited to, parallel-plate wave-
guide model [3], CAD-oriented ideal lumped equivalent circuit model [12], analytical
or empirical circuit model [17], multi-conductor transmission line model [19], partial-
element equivalent circuit (PEEC) based model [15], and combined electromagnetic
and device simulation model [13], etc.
Although MIS interconnect structures have been studied from various points
of view, there still exists a bottleneck in the simulation process or design cycle for
on-chip interconnect analysis. Various numerical EM techniques generally provide
accurate characterization of the interconnects at the cost of computation complexity
in terms of memory size, simulation time, and calculation stability, etc.There
have been great efforts working on the improvement of numerical EM analysis, for21
example, a new magnetic-potential based quasi-static spectral domain approach [7],
[8] which overcomes the invalidity of the conventional quasi-static SDA for typical
interconnects in CMOS technology with increasing frequency-range of operation.
Fast simulation is a concern in practice. For example, one may be interested in very
fast estimation of on-chip interconnect impacts, at the early stage of the design cycle
as a first insight into interconnects issue. At the post layout stage, one may pursue
very fast yet adequately accurate parasitics extraction given interconnect dimensions
and process parameters. The current available parasitics extraction tools, most
of which are based on EM analysis, are not very efficient in terms of simulation
time although accurate. This difficulty in nature is due to the fact that large sized
computations of numerical integral and/or differential operations are needed to solve
field problems.
In a word, the bottleneck in the entire process in determining the character-
istics of on-chip interconnects is still the time consuming EM simulation. Current
EM based approaches are not viable for fast simulation. It is then highly desirable
to have closed-form expressions for the frequency-dependent line parameters of on-
chip interconnects that are suitable for CAD and thus can significantly speed up the
simulation. It is one of the major goals in this thesis to develop a new methodol-
ogy for deriving closed-form expressions for the line parametersR(w), L(w), G(w),
and C(w) of microstrip on-chip interconnects. The closed-form expressions should
be very efficient in computation, adequately accurate in accuracy, and should, of
course, take into account the important silicon substrate loss effects. The complete
closed-form solution of frequency-dependent characteristics can be combined with
CAD-oriented equivalent circuit extraction techniques [12] to facilitate on-chip in-
terconnect analysis as well as synthesis. It should be very useful for the design of
silicon-based integrated circuits.22
2.6. Conclusion
Microstrip on-chip interconnects have been studied by rigorous field analysis,
many numerical full-wave or quasi-TEM EM computation techniques, and various
modeling approaches. However, the time consuming part of extraction for line pa-
rameters is still the bottleneck in the entire process of on-chip interconnects simu-
lation. It is the purpose of this research to develop closed-form expressions for the
frequency-dependent line parameters. The development of closed-from expressions
is especially difficult due to the presence of lossy silicon substrate, which leads to
the excitation of frequency-dependent horizontal currents (eddy currents). In the
following chapters, the conductors are first chosen to have zero thickness and infi-
nite conductivity in order to focus on the substrate loss effects. For conductors with
finite thickness and conductivity, the contribution of the conducting strips will later
be discussed separately.23
3. ANALYSIS AND MODELING OF SINGLE
ON-CHIP INTERCONNECTS
3.1. Introduction
The single microstrip line may be the simplest on-chip interconnect configu-
ration but has fundamental importance. By examining the single line case, different
mechanisms that contribute to the frequency-dependent line parameters can be care-
fully studied, and, accordingly the methodology for developing closed-form expres-
sions can be formulated. The development of closed-form expressions is especially
difficult for semiconducting silicon substrate, such as in typical CMOS and BiCMOS
processes, due to the excitation of frequency-dependent horizontal currents (eddy
currents) in the lossy substrate. A new modeling approach for developing closed-
form expressions for the frequency-dependent line parameters of a single microstrip
line is in our recent research [23].
In this chapter accurate closed-form expressions for the series impedance and
shunt admittance line parameters are presented separately. The series impedance
parametersL(.ô)and R(w) are developed using an extended complex image method,
which can represent the silicon loss effects with sufficient accuracy. The shunt ad-
mittance parameters C(w) and G(w) are obtained using low- and high-frequency
asymptotic static solutions based on the physical understanding of the correspond-
ing equivalent circuit model.
3.2. Extraction of Series Impedance Line Parameters
Theoretically, the calculation of series impedance parameters R(w) andL(w)
should take into account not only the effects due to semiconducting substrate but24
also the effects of finite thicknesses and finite conductivities of the conducting strips.
However, the latter effects have been extensively studied and the closed-form expres-
sions for conductor loss and conductor skin effect are available. On the other hand,
the frequency-dependent effects due to the silicon substrate are difficult to describe
in terms of closed-form expressions. The contributions to the overall characteristics
of microstrip interconnects due to the lossy silicon substrate and non-ideal conduc-
tor have shown to be approximately additive [16]. This allows us to concentrate on
the more complicated silicon substrate loss effects. In the following sections, ideal
conductors are assumed first in order to focus on the study of substrate loss effects.
Silicon substrates with varying doping levels or varying resistivities are used
in modern ICs.Particularly, for substrates with low resistivity, the time-varying
magnetic fields in the substrate give rise to frequency-dependent horizontal currents
(eddy currents) in the substrate. At higher frequencies the presence of these sub-
strate currents can lead to a significant reduction in series inductance and substantial
increase in series resistance or loss. The evaluation of p.u.l. series impedance can
be obtained by considering the complex equivalent inductance
Le = L(w) + R(w)/jw =A.di/I (3.1)
where I is the total current on the conductor,
ijtis the magnetic flux linkage associ-
ated with the interconnects, andAis the vector magnetic potential. For a z-directed
current on the conducting strip, only the z-component of the vector magnetic po-
tentialAis non-zero. Therefore,Lecan be determined by solving for the current
distribution given the vector magnetic potential on the conductor. A satisfies the
quasi-static magnetic potential equation [12]
V2A(x, y)jwjtoaA(x, y) = 0 (3.2)
with the appropriate boundary conditions at the interface between the i-th and the
(i + 1)-th layer, i.e.,and
25
DA+i(x,y)DA(x,y) if on strip
DY 0otherwise
(3.3)
DA+1(x,y)DA(x,y)=0 (3.4)
Dx Dx
The equations above can be efficiently solved by a modified spectral domain ap-
proach[7].
Alternatively, this problem can be solved by applying a complex image the-
ory[23], [24].The motivation of using an image approach is that the complicated
lossy substrate behavior can be approximately represented in terms of an image
plane located at a complex distance from the oxide/silicon interface.With the
use of the complex image approach, the static inductanceformulas for the conven-
tional microstrip line can be employed to calculate the frequency-dependent series
impedance parameters.
3.2.1. Complex Image Approach
The image principle has been used for a long time in optics and electrostatics.
The use of a conducting image plane with the source is an evident translation of
the electromagnetic equations. However, there is no direct corresponding principle
for the dielectric half-space problem. Initially motivated by the study of the effects
of power lines above the conducting earth[27], [28]and in geophysics by the study
of magnetic variations associated with ionospheric or magnetospheric currents[24],
[29],complex image techniques have been developed to obtain approximate solu-
tions that accurately describe the effects caused by the horizontal currents in the
conducting earth. The beauty of the complex image concept is in its simple geo-
metrical property in replacing the half-space by a certain image as a mirror to its26
original source. This section will review the complex image theory and extend the
equations originally for the open boundary medium case to the MIS structure case.
3.2.1.1. Basic Theory of Complex Image Approach
Conceptually, the essence of the complex image approach is to replace the
finitely conducting medium by a perfectly conducting ground plane located at a
complex depth The location of this complex image depth can be derived by
several methods, one of which is to equate the z-directed wave impedances for normal
incidence at the surface. The derivation of this method is illustrated in Figure 3.1.
Figure 3.1(a) shows the configuration with air and a finitely conducting medium in
the lower half space. Figure 3.1(b) shows its equivalent air-filled configuration but
bounded by a perfectly conducting ground plane at the complex depth of
air (CojAo)
(a)
air(Eojto) source
air (Co ,Jto) hcpix
image'ground dcpixhcpix
plane
(b)
image
FIGURE 3.1.Illustration of complex image approach for structure with un-
bounded half space medium.
For case (a), the wave impedance for TE mode is [24]7i
Za
(1 2/72)l/2
where
= W/Loo
jcr
'Yt =w21u0(1
w
and
27
(3.5)
(3.6)
(3.7)
0
(3.8)
From transmission line theory it is known that a transmission line of length
I with characteristic impedance Z transforms a load impedanceZLinto an input
impedance as
ZL+ Ztanh('y1)
(3.9)
+ ZLtanh(l)
For case (b), since the perfect ground plane exists at distance the wave
impedance for TE mode can be determined with (3.9) as
=ijotanh('yohi) (3.10)
where ij= = l2Oir. Whenyohjl ismuch smaller than 1, (3.10) can be
simplified as
Zb
?7o'yohi1 (3.11)
Equating (3.5) and (3.11) results in
l7i
=
1]o70(1
2 /2\l/2
ho I 111)
1
'yi(l
2i 2\1/2
7o / 'li)
(7?
72\1/2
0)
1
(3.12)
jwoulNoting that the skin depth is defined as S1/v'rf[toai and/7 =(1 +
(3.12) can be rewritten as = 5(1j)/2. Accordingly, the image depth is
dCPIX,TE=2h1 =(1j)8 (3.13)
The wave impedance for TM mode in case (a) is
Za =iii(1
2 /2\1/2
7o/Yi) (3.14)
Then, the image depth for TM mode can be obtained as
dcpjx,TM =(172/72)1/2 (3.15)
7i
For normal incidence, or if y/y02 > 15 [24], (3.13) and (3.15) are shown to
be the same as
dj,TE=dCPIX,TM= = 2/7i (3.16)
Wheni >>WEOEr,1,which is always satisfied in our case, 'Yi/jwiooi. Therefore,
in terms of skin depth defined earlier, in (3.16) can be rewritten as
= (1j)S (3.17)
This result shows the complex image depth for both TE and TM modes are identical.
32.1.2. Extension of Complex Image Approach to MIS Structure
In the following, the complex image approach is extended to MIS structures
having an oxide-silicon substrate with ground plane.
First, a single layer substrate is considered bounded by a perfect ground
plane. Figure 3.2 shows this configuration in (a) and an equivalent configuration in
(b). In the following, TE mode propagation is considered. The derivation for TM
mode is similar. For case (a), the wave impedance can be determined with (3.9) as29
air (EojLo)
medium
(Eijlo,O'i)
I//I//I//I/I I/I//I//I//I//I
hsub
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air(Co jlo)
imageground dpihpi
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(a) (b)
FIGURE 3.2.Extension of complex image approach for structure with bounded
half plane medium.
Za
(1 y2/72)1/2
tanh('ylhSb) (3.18)
For case (b), the wave impedance is the same as (3.10) and is repeated here
= ijtanh('yoh1) (3.19)
Equating (3.18) and (3.19) results in
1
238tanh(uih3o) (3.20)
where 'yi /jwpoa1whencr1 >> WfOfr,1.Thus, (3.20) reduces to
3 I.
28tanh(V3u.',ioaihSUb)
1j 1+jv'
2
8tanh(h3b)
128tanh[(1 +j)h8b/a] (3.21)
Next, by adding an insulating layer, e.g., oxide layer, the effective complex
distance at which an image ground plane is located is expressed as30
FIGURE 3.3.Illustration of the image ground plane for a single line MIS
structure.
he11 = hinsutator +
1
2
8 tanh[(1 + j)h8b/ö] (3.22)
heij is a function of frequency, silicon conductivity, as well as oxide/silicon geomet-
rical parameters.
3.2.2. Extraction of R and L Line Parameters
As a result of applying the extended complex image approach to represent
the silicon substrate loss effect, the physical oxide-silicon substrate can be replaced
by an air medium but with a virtual image ground located at a complex distance
heii from the oxide-silicon interface, as shown in Figure 3.3.In general, heis
expressed as (3.22). More specifically, for oxide-silicon substrate it is given by
he1 f = h0+
1jtanh[(1 + j)h3/ö]
2
(3.23)
where h0is the oxide thickness, h5is the thickness of the bulk silicon, and
6 =
1//irfioa8is the skin depth of the bulk silicon. To illustrate the frequency-
dependence of the effective height, Figure 3.4 shows the real part ofhe1 I for a
microstrip line with different substrate conductivities. It can be seen that the image
ground plane coincides with the real ground plane at very low frequencies andap-
proaches to the oxide-silicon interface in the high frequency limit. It also shows that31
for heavily doped (high conductivity) silicon substrates, the frequency-dependence
of the effective height is more significant, as expected.
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FIGURE 3.4.Illustration of the variation in effective height as a function of
frequency
Figure 3.3 illustrates that a single microstrip line on oxide-silicon substrate
can be approximately represented by a single microstrip at a distance heabove
the image ground plane with oxide-silicon substrate removed. Therefore, the con-
figuration becomes similar to a conventional microstrip line on single layer lossless
dielectric (air), except for having a complex distance between the conductor strip
and the ground plane. There are various well developed formulas for static induc-
tance of the conventional single microstrip line. They can be directly used with the32
complex effective heighthe11to calculate the complex equivalent inductance. (3.1)
suggests that the complex equivalent inductance is in the form of
Le=L(w)_jR (3.24)
Therefore, the series impedance line parameters L(w) and R(u) are determined as
and
L(w) = Re{Lf(w/hff)} (3.25)
R(w) = wIrn{Lcf(W/heff)} (3.26)
where L1 can be any suitable closed-form expression for the static inductance of
the conventional single microstrip line on single layer lossless dielectric substrate.
3.2.3. Static Inductance Formulas
The conventional microstrip line configuration can be directly employed in
the calculation of the MIS on-chip interconnect series impedance parameters with
the lossy substrate effect being approximately represented by an effective complex
image height, as stated earlier. Therefore, it is valuable to give a review of static in-
ductance formulas for conventional microstrip line structures with lossless substrate.
Figure 3.5 shows the configuration of a conventional microstrip with zero conductor
thickness and lossless single layer substrate. It should be noted that this configu-
ration is different from the on-chip interconnect structure, as shown in Figure 3.3.
Two viable means can be employed to calculate the static inductance. One
is based on the characteristics of the conventional microstrip line. The alternative
one is to use self and mutual partialinductance formulas.33
FIGURE 3.5. Conventional microstrip with lossless substrate and zero conductor
thickness
For the conventional microstrip line, the formulas for calculating the char-
acteristic impedance Z and the effective dielectric constantr,effhave been well
developed. Many of these types of formulas can be found in Appendix A. The static
inductance can be calculated by directly using the following relationship
L = z:277c (3.27)
where Zis the characteristic impedance of the transmission line with substrate
medium removed and c is the light velocity in free space. Z is used to denote the
characteristic impedance of the transmission line with dielectric substrate.
It should be noted that the various equations given in Appendix A are for
the characteristic impedance of conventional microstrip lines on a lossless dielectric
substrate. When they are used to calculate static inductance, the substrate medium
needs to be assumed to be air.Therefore, various formulas for microstrip with
dielectric substrate given in literature can be used to obtainZTby setting the
dielectric constant of the substrater= 1. The corresponding static inductance
can then be calculated with (3.27). For example, using (All) results in the static
inductance formula as
71W211 L0=ln l+32()
{ h2[l+l+() jf
(3.28)
4ir \WJ
wheret0is the permeability in free space (471 x 107H/m).34
An alternative way is to use the partial self and mutual inductance formulas.
An overview of partial inductance is in Appendix B. Figure 3.6 shows the config-
uration consisting of the source conductor and the image conductor. The static
inductance formula can be formulated by the corresponding partial self and mutual
inductance formulas
- - - - - - - - - - - -
image ground plane
FIGURE 3.6.Static Inductance Calculation using partial self and mutual induc-
tances.
L0 = L11L12 (3.29)
whereL11is the self partial inductance of the source conductor itself andL12is the
mutual partial inductance between the source conductor and the image conductor.
3.3. Modeling and Extraction of Shunt Admittance Line Pa-
rameters
The shunt admittance line parameters are formulated using corresponding
lossless/static configurations with the aid of a physics-based equivalent circuit model35
for shunt admittance. The lumped elements in the equivalent circuit can be calcu-
lated using various well developed static characteristic impedance formulas for a
lossless microstrip line.The equivalent circuit exhibits the frequency-dependent
behavior of the p.u.l. shunt admittance.
3.3.1. Equivalent Circuit Model for Shunt Admittance
R (w)
L(W)
Gsi
Silicon
FIGURE 3.7.Equivalent circuit topology for the shunt admittance of single
microstrip line on silicon.
Figure 3.7 shows an equivalent circuit model for the p.u.l. shunt admittance
of a microstrip on-chip interconnect. The frequency-dependent behavior of the shunt
admittance can be adequately represented in terms of an equivalent circuit consist-
ing of three ideal lumped elements [12]. The physical origins of the circuit elements
can be explained as follows: C0represents the capacitance due to the lossless oxide
dielectric. C and G8together can describe the semiconducting property of the
silicon substrate, representing partly capacitive and partly conductive characteris-
tics. This equivalent circuit not only provides an efficient CAD-oriented modeling
approach but also suggests a way of calculating each element by using low- and high-
frequency asymptotic solutions, as described in the following sections.36
3.3.2. Extraction of G and C Line Parameters
To determine the frequency-dependent pu.!. shunt admittance components
C(w) andG(w),the electric behavior of the substrate in the low and high frequency
limits is considered.At sufficiently low frequencies for which the relaxation fre-
quency a3/of the silicon substrate is much higher than the operating frequency,
the substrate behaves almost like a perfect ground plane. The resulting shunt ca-
pacitance C(w) = C0is that of a microstrip of height h0and withSi02only as
dielectric medium. The oxide capacitance can be determined using readily available
closed-form expressions. In the high frequency limit, the shunt conduction current
in the lossy substrate can be neglected compared to the shunt displacement cur-
rent. The resulting problem then reduces to solving the capacitance C of a lossless
two-layer microstrip.
Knowing C0and C and using the equivalent circuit shown in Figure 3.7,
the silicon capacitance is then obtained as
coxcoo
csi-
ox_00
(3.30)
The corresponding silicon shunt conductance G3is determined using the relaxation
time constantj/aj as
G8 = (3.31)
By examining the equivalence of the equivalent circuit topology and the dis-
tributed shunt admittance parameters, one may readily calculate the shunt admit-
tance components in form of closed-form expressions as
G(w) =
and
w2Gsiclx
G + w2(C3+C0)2
(3.32)37
w2C5C0(C5+ C0) + CG2 ox si (3.33) C(w) G + w2(C5+C0)2
whereCO3C, andare available in terms of closed-form expressions.
3.3.3. Static Capacitance Formulas
For single microstrip on-chip interconnects, the static capacitance formulas
are employed at both low- and high-frequency limits to determine the asymptotic
solutions. Although the exact solution for the capacitance between a conductor strip
of width W and a distance H above a ground plane can be obtained from rigorous
EM analysis [10], it is desirable to have much less complicated yet adequately accu-
rate formulas. A number of investigators have proposed such formulas to calculate
the single microstrip line static capacitance.Basically, these formulas are based
on the characteristics of the conventional microstrip line structure, as listed in Ap-
pendix A. In general, the static capacitance of a microstrip line can be calculated
by
zcc
(3.34)
where cafl' denotes the static capacitance for the microstrip line with substrate,
r,effis the effective dielectric constant, and c is the speed of light in free space.
3.3.4. Multilayer Dielectrics
The prior section has dealt with static capacitance calculation for conven-
tional microstrip where only one dielectric layer exists.Those formulas can be
directly used to determine the low-frequency asymptotic solution. However, they
are not directly applicable for high-frequency asymptotic configuration, where a
multilayer dielectric microstrip structure needs to be considered. Therefore, a wayof determining the effective dielectric constant in multilayer dielectrics should be
developed. The effective dielectric constant,r,eff,may be evaluated by EM anal-
ysis. However, it is desirable to obtain a compact expression to calculater,eff.A
simple yet accurate formula for effective dielectric constant for two-layer substrate
microstrip structure was developed in {40] based on the quasi-TEM assumption and
superposition of partial capacitance. It is adopted by this thesis work to obtain the
high-frequency asymptotic capacitance solution, and thus it is reviewed here.
h
FIGURE 3.8.Microstrip line on double layer dielectric
In the microstrip with a two-layer dielectric substrate shown in Figure 3.8, the
dielectric/dielectric boundary may be regarded as an electric wall under the quasi-
TEM assumption. Hence, the capacitance of each layer is in series connection, which
results in the equivalent dielectric constant for two dielectric layers as
eq =
d1 + d2
di/fri + d2/fr2
(3.35)
whereandare the relative dielectric constants for the two layers, respectively.
d1andd2are the mapped distances in the conformal mapping plane corresponding
to the thickness of the two layers in the real plane. They can be expressed as
d1
K(k1)
(3.36)
K'(k1)39
d2
K(k) K(k1)
(3.37)
K'(k) K'(k1)
where,k1= 1/ cosh(5-) k = 1/cosh (), andK(k)is the complete elliptical
integral of the first kind introduced by the conformal mapping. Hence, the formula
for effective dielectric constant of two dielectric layers can be written as
K'(k)
r,ef I = 1+2(Eeq1)Kair (3.38)
K(k)'
whereKair = focZTandZiTstands for the impedance of an air-filled microstrip
line, and can be accurately evaluated by the formula proposed in[30].
These static capacitance formulas, developed for one layer substrate, can be
applied with the equations above to calculate the double dielectric layer capaci-
tance. Consequently, the high-frequency asymptotic capacitance can be determined
in terms of closed-form expressions.
3.4. Simulation Results
The proposed closed-form expressions have been applied to various cases.
To illustrate the accuracy of the closed-form expressions, the frequency-dependent
R(w), L(w), G(w)and C(w) line parameters of a microstrip line on silicon substrate
have been calculated and compared with the solution obtained by electromagnetic
simulation.
Figure3.9and Figure3.10show the simulation results for the frequency-
dependent line parameters of a microstrip line on oxide-silicon substrate with
w = 4gm, h0= 2pm, i=3.9, hj =500gm, and3j = 11.8.The conductor
here is assumed to be ideal and to have zero thickness and infinite conductivity. To
elucidate the applicability of the proposed closed-form expressions for wide range
silicon conductivities, Figure3.9and Figure3.10show the distributed line param-
eters as functions of silicon conductivity at 100MHz, 1GHz, 5GHz, and 10GHz.E
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FIGURE 3.9.Series impedance parameters of a microstrip line on silicon sub-
strate with w = 41um,h0= 2im, = 3.9,h6= 500pm, andfj= 11.8
(a)distributed series inductance L and (b)distributed series resistanceRas func-
tions of silicon substrate conductivity
The closed-form expressions are compared with quasi-static EM solutions, which
are obtained by solving (3.2) with a spectral domain approach[8].
Figures 3.9(a) and (b) show respectively the p.u.l. L andRas functions
of silicon conductivity. It can been seen that the proposed closed-form expressions
agree well with the quasi-static EM solutions. The difference between the two results
is found to be less than three percent over a wide range of substrate conductivities
as well as frequencies. It is worth noticing that the inductance parameterdecreases
as silicon conductivity increases or frequency increases. This is expectedbecause
the silicon substrate skin effect has a significant impact on the overall characteristics
particularly when the operating frequency is high and/or the silicon is moderately
or highly doped. The lossy silicon substrate can give rise to eddy currents in the
substrate and therefore can lead to a reduction in inductance and increase in re-
sistance.It should be pointed out here that the resistance shown in the figure is0
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FIGURE 3.10.Shunt admittance parameters of a microstrip line on silicon
substrate with w = 4jzm,h0= 2um,= 3.9,h= 500btm, andj= 11.8
(a)distributed shunt capacitance C and (b)distributed shunt conductance C as func-
tions of silicon substrate conductivity
obtained from the imaginary part of the complex inductance and thus it only repre-
sents the resistance due to substrate skin effect. For practical conductors with finite
conductivity and finite thickness, the contribution of the conducting strip including
the metallic ohmic loss and conductor skin effect to the overallRcan be calculated
separately and added to theRshown here. It is also interesting to see that, unlike
L varying monotonically, for a given frequency,Rreaches a maximum at a certain
silicon doping level.
Figures 3.10(a) and (b) show respectively the p.u.l. C and C for the same
microstrip configuration. Good agreement can be seen over the entire simulation
range. The closed-form solutions are found to be within about five percent when
compared with the quasi-static EM solutions. It should be noted that, in general,
the accuracy of C and G directly depends on the accuracy of the available closed-EI
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FIGURE 3.11. Frequency-dependent series impedance parameters of a microstrip
line on low-conductivity and high-conductivity silicon substrate with w = 4pm,
h01= 2pm, 3.9,h= 500pm, andi =11.8 (a)L(w) and (b)R(w).
form expressions for the p.u.l. capacitance of the lossless single and double-layer
microstrip lines. C is seen to be almost a constant when the silicon conductivity is
high enough. This can be explained by looking at the equivalent circuit for shunt
admittance shown in Figure 3.7. For high conductivities, the silicon substrate works
virtually as a ground and thus the oxide capacitance dominates over the silicon
capacitance. Similar to R, C does not vary monotonically. C may be significant
only when operating frequency is high and the silicon conductivity is moderate to
low.
To further validate the developed closed-from expressions, R(w), L(w), G(w)
and C(w) are calculated as functions of frequencies and compared with both quasi-
static EM solutions and the results obtained by the rigorous full-wave EM field solver
Agilent Momentum [41]. The validations of series impedance parameters and shunt
admittance parameters are shown in Figure 3.11 and Figure 3.12, respectively. TheE
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FIGURE 3.12.Frequency-dependent shunt admittance parameters of a mi-
crostrip line on low-conductivity and high-conductivity silicon substrate with
w = 4,am, h0 = 2jim, = 3.9, h5 = 5OOtm,andfj= 11.8 (a)C(w) and
(b)C(w).
proposed models, generally speaking, are in considerably good agreement with both
quasi-static EM solutions and full-wave Momentum results. Moreover, these figures
explicitly demonstrate the significant frequency dependence in R(w) and L(w) for
large substrate conductivities and in G(w) and C(w) for low substrate conductivities.44
4. ANALYSIS AND MODELING OF COUPLED
ON-CHIP INTERCONNECTS
4.1. Introduction
Figure 4.1 shows the typical configuration of coupled on-chip interconnects
on silicon substrate. With the presence of oxide-silicon double-layer substrate, the
field distribution in a MIS coupled on-chip interconnect system is complicated [3].
Extensive studies have been done to obtain the even and odd mode characteristics
of conventional symmetric coupled microstrip line with only one lossless substrate
layer, for example, [30], [43]. However, there have not been complete closed-form
expressions reported for MIS coupled on-chip structure. For substrates with low
resistivity, the time-varying magnetic fields in the substrate give rise to frequency-
dependent eddy currents, which are non-uniform and functions of operating fre-
quency and substrate conductivity. The eddy currents become more significant as
frequency goes to GHz range, and thus can result in significant reduction in induc-
tance and substantial increase in series resistance.
Wi W2
. S
Si02
Silicon
FIGURE 4.1.Coupled on-chip interconnects on silicon substrate.45
This chapter presents the development of closed-form expressions forthe
frequency-dependent line parameter matrices[R(w)J, [L(w)], [G(w)],and [C(w)] of
coupled microstrip on-chip interconects. The complex image approach isextended to
apply for the coupled line case. Two-port static inductance formulas are usedwith
effective complex height to calculate the complex inductance matrix, fromwhich
[R(w)]and[L(w)}can be extracted. The shunt admittancematrices [G(w)} and
{C(w)] are developed using the high- and low-frequency asymptotic solutions with
the aid of an equivalent lumped circuit model for shunt admittance parameters.
A simple yet efficient approach using L-Y transforms is applied to extractthe
capacitance network.
4.2. Extraction of Series Impedance Matrices
4.2.1. Closed-form Expressions for [R] and [L]
The frequency-dependent series impedance parameters can be formulated in
terms of the corresponding static configurations with the aid ofthe extended com-
plex image approach. In general, the static inductance formulas are used with the
effective complex height he1to compute the complex equivalent inductance matrix.
Similar to what has been done in the single line case, the frequency-dependent p.u.i.
complex inductance matrix[L(w)]+[R(w)]/(jw)can be calculated using any suitable
two-port static inductance formulas. The series inductance matrix and resistance
matrix can be determined respectively as
and
[L(w)] = Re{[Lj]} (4.1)
[R(w)J = wIrrz{[L1]} (4.2)where [L1] can be any appropriate two-port static/lossless closed-form inductance
formula.
4.2.2. Two-port Static Inductance Formulas
There are various ways to calculate the two-port static inductance matrix for
the coupled line case.
One approach is to use the partial inductance formulas, which results in
good extraction results of the frequency-dependent series impedance and is valid for
general asymmetric coupled lines. Figure 4.2 illustrates the configuration of coupled
on-chip interconnects with the lossy substrate being replaced by an image ground
located at a complex distancehefffrom the oxide-silicon interface. This is a four
conductor system, and the two-port inductance matrix can be determined as
L11L13L12L14
[L] =
L12L23L22L24
(4.3)
whereL11andL22are the partial self inductances,L13, L12, L14, L23andL24
are the partial mutual inductances. All these partial self and mutual inductances
can be readily calculated using closed-form static inductance formulas, as given, for
example, [44] and [45], but with the effective complex distances between conductors.
Alternatively, the closed-form expressions for the characteristics of the con-
ventional microstrip line can be used. There have been years of intensive work on
the static and frequency-dependent characteristics of conventional parallel coupled
microstrip lines. The first reliable numerical static solution on coupled microstrip
transmission line characteristics was proposed in 1968 by Bryant and Weiss [47]. Af-
ter that, the most accurate and generally valid static model of coupled microstrips
was given by Hammerstad and Jensen in 1984 [30]. As part of the efforts in propos-
ing wide-range design equations for frequency-dependent characteristics of coupled47
microstrip lines, Kirschning later remodeled the static odd mode parameters of
Hammerstad's formulas for an improved accuracy of 0.5 percentage over the range
of validity [43]. For example, Kirschning [43] proposed a set of equations to calculate
the odd and even mode characteristics of symmetric coupled microstrip line. A full
description of Kirschning's formulas is given in [43]. The range of validity to which
the claimed accuracies apply is
O.1<u<1O, 0.1<g<1O,1<Er<18 (4.4)
where u =w/hdenotes normalized strip width and g =s/hdenotes normalized
spacing,h isthe substrate thickness and f. is the dielectric constant of the substrate.
Kirschning's formulas calculate four parameters, Zcd, eff,even and eff,odd
in closed-form equations. The claimed accuracies, when in range of applicability
(4.4),are0.6%, 0.6%,0.7% and 0.5% for the above four parameters, respectively.
In terms of the two-port inductance matrix
L11L12
[L]=
L12L11
(4.5)
the characteristic impedances and effective dielectric constants can expressed as,
IL11+L12
ZcuT=
even 11 + C12
(4.6)
,/eff,even
v= -/(L11 + L12)(C11 + C12) (4.7)
C
for the even mode and
IL11L12
Zc= V
11
(4.8)
/eff,odd Vn = -/(L11L12)(C11C12) (4.9)
Cfor the odd mode, where c is the speed of light in free space. Hence, the mutual and
self inductance elements in the inductance matrix can be determined from the even
and odd mode characteristics as
'7,.air v;+"odd V
L11
even
air
r even -v;jV en'odd
2
(4.10)
(4.11)
However, this type of static solution is only given for the symmetric coupled line
case and its applicability is limited by 4.4. The partial inductance method does not
have this limitation.
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- _ - - - - - - - - - - - - - - -
FIGURE 4.2. Complex inductance calculation using image method.
4.3. Modeling and Extraction of Shunt Admittance Matrices
Similar to the single line case, for the coupled microstrip line the shunt ad-
mittance parameters can also be formulated in terms of corresponding lossless/staticconfigurations in the low- and high-frequency limits, for which closed-form formu-
las are available. It should be noted that the overall accuracy of the p.u.l. shunt
admittance directly depends on the accuracy of the static formulas.
4.3.1. Broadband Equivalent Circuit Model for Shunt Admittance
m
I
Coxi Cox2 Si02
I I
Csim
Gsim
CsilI Gsi1 ICsi23Gs
Silicon
FIGURE 4.3. Equivalent circuit for p.u.l. shunt admittance of coupled microstrip
on-chip interconnects
Figure 4.3 shows the equivalent circuit topology for the shunt admittance
network of coupled on-chip interconnects.This model was proposed [12] based
upon the physical substrate structure shown in Figure 4.1. In this model,C01and50
CO2represent the oxide capacitances between the conductor strips and the bulk
substrate, andCoxmrepresents the capacitive coupling through the oxide layer as
well as air. The part in the silicon substrate has the same two-port it-like topology
as that in the oxide layer except that each capacitance is replaced by a parallel
connection of a capacitance and a conductance to account for the lossy nature of
the silicon substrate.This equivalent circuit model was proposed with original
intention to extract the lumped circuit elements from the frequency-dependent line
parameters obtained by EM analysis. It was found to be a good broadband model,
which can fit the EM data fairly well up to around 20 GHz. Meanwhile, this model
provides a way to develop closed-form expressions for the frequency-dependent line
parameters for the two-port shunt admittance network.
4.3.2. Calculation of [C] and [G]
At sufficiently low frequencies, the displacement currents are negligible com-
pared with the conduction currents and, thus, the lossy substrate behaves nearly as
a ground plane. The resulting shunt capacitance network is that of a coupled-line
microstrip with oxide only. Therefore the circuit topology reduces to a capacitance
network due to oxide only,[C0]. In the high frequency limit, the conduction cur-
rents are negligible compared with the displacement currents in the lossy substrate.
The resulting problem reduces to solving for an overall capacitance matrix [C] of
a two-layer lossless coupled microstrip line.
Having both[C0] and [C] available, the remaining capacitance elements
Csii,CsimandC2can be readily extracted by using A-Y transforms. The corre-
sponding conductance elements in the silicon substrate can then be obtained using
the relaxation time constant as51
Gsji2m =Csji2m (4.12)
fsi
With all lumped circuit elements known in the equivalent circuit topology, the overall
two-port shunt admittance matrix [Y(w)J is given by
[Y(w)] = (4.13)
with matrix elements given by
1
Z2(Z//Z6+Z5)//Z4+Z1
(4.14)
= ----
z4z6
(4.15)
Z2 [Z3+Z6//(Z5+Z1//Z4)}(Z5+Z6+Z1//Z4)(Z1+ Z4)
= __:_
z4z6
(4.16)
Z2[Z +Z4//(Z5 + z3//Z6)](Z5 + Z4 + Z3//Z6)(Z3 +Z6)
1 =+
(Z1//Z4 + Z5)//Z6 +
(4.17)
z2
whereZ1 =1/(jwC01),Z2 = 1/(jCoxm),=1/(jwCO2),Z4 = 1/(G81+jwC8i),
= 1/(Gsim + jwCsjm),andZ6=1/(G32 +jwC82). The notation ,// stands for
a parallel connection of two impedances. Hence, the shunt conductance matrix and
capacitance matrix can be determined respectively as
and
[G(w)]= Re {[YI} (4.18)
[C(w)] = Im{[YI} 1w (4.19)
4.3.3. Two-Port Static Capacitance in the Frequency Limits
Since the closed-form expressions for the shunt admittance parameters are
developed using low- and high-frequency asymptotic solutions, it becomes impor-
tant to have appropriate approaches to calculate the two-port static capacitance
networks, i.e., [C0]in the low-frequency limit and [COO]in the high-frequency limit.52
.3.3.1. Low-frequency Asymptotic Solutions
The calculation of the static capacitance network can be derived from the
solutions of static characteristics of microstrip coupled lines, which calculate the
characteristic impedance and effective dielectric constant for even and odd modes.
In this thesis work, Kirschning's closed-form expressions [43] for static characteris-
tics of coupled microstrip lines have been adopted to calculate the two-port static
capacitance network in the low frequency limit.
For symmetric coupled lines, the two-port capacitance can be written as
C11C12
[C]=
C12Cii
(4.20)
It should be noted that by definitions,C11is a positive value andC12is a negative
value. Knowing the equations (4.6), (4.7), (4.8) and (4.9), the matrix elements in
the two-port capacitance matrix can be determined from the even and odd mode
characteristics as can be determined from the even and odd mode characteristics as
[Zeven
1+ [(ZcOddV0.jj]1
(4.21) C11 =
2
[ZcevenVevenl'[(ZcOdd V0jj]'
(4.22) C12 =
2
A.8.3.2. High-frequency Asymptotic Solutions
In order to obtain high-frequency asymptotic solutions, coupled lines on mul-
tilayer dielectrics needs to be considered. [C], in general, is difficult to calculate.
Typically the silicon substrate has a thickness of several hundred tm, which leads to
a very small ratio of W/H and is beyond the validity range of most applicable for-
mulas. Although a compact closed-form expression has been successfully applied for
a single line on multilayer dielectrics in section 3.3.4, it may not be suitable for cou-
pled line case, where very small ratio of W/H with typical values of 0.01-0.05. For53
example, Kirschning's formulas were proposed for a single layer configuration and
has a certain range of validity in dimensions. They are suitable for low-frequency
asymptotic solution while they are not applicable for high-frequency asymptotic so-
lution. One of the possible approaches to accurately determine the high-frequency
asymptotic solution is to use a quasi-static spectral domain approach (SDA) as
described in Appendix C. It should be emphasized here that if applicable static
compact closed-form expressions are available and found to be accurate to deal with
small ratio of W/H, the quasi-static SDA may be replaced.
4.3.4. Two-Port Capacitive Network Extraction using A-Y Trans-
forms
In the high-frequency limit, the capacitance network can be determined as
[C]. Meanwhile, [C] is also equivalent to a purely capacitive network consisting
ofCoxi,Coxm,C0x2,Csii,Csimand as shown in Figure 4.3. The task here is to
extract Csii,CsimandC.j2,given[C0] and[COO]. This problem may be addressed by
directly solving an 8-th order equation or using optimization techniques. However,
computational difficulties may occur, such as algorithm stability and convergence.
Alternatively, a simple yet fast and efficient way of extracting all the capacitance
elements is developed employing a basic circuit theory, A-Y transform.
In terms of the lumped circuit elements in Figure 4.3, the low-frequency
asymptotic solution[C0] can be written as
Coxi +Coxm Coxm
[C0] = (4.23)
Coxm Cox2+Coxm
The high-frequency asymptotic solution [COO] is
Ca+Cc Cc
[COO] = (4.24) C Cb+CCc
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FIGURE 4.4.Capacitance network extraction using A-Y transform
Knowing[C0] and[COO], the remaining unknown circuit elements, namely, Csji,Csim
and Cj2, can be derived in a compact way by applying multiple A-Y transforms.
The procedure is illustrated in Figure 4.4.
First, since the capacitance network shown in Figure 4.4 (a) is known from the
high-frequency asymptotic static solution, C can be split into two parallel connected
capacitancesCoxmand C1, as shown in (a) and (b). Cd, C and C1 can be simply
written as55
C1CcCm
Cd = Ca (4.25)
Ce=C&
Second, transform the A network consisting ofCd, Ceand C1 into an equiv-
alent Y network consisting of C,C3andCk,as shown in (b) and (c). The transform
equations are
C =(CdCe +CdC1 +CeC1)/Ce
C3 = (CdCe + CdCf + CeCf)/Cd (4.26)
Ck = (CdCe + CdCf +CeC1)/C1
Next, splitting C2andC3into two series connections of C andC01,C and
CO2respectively results in the topology shown in (d). The corresponding equations
are
C =CC01/(C01 C2)
C =CCO2/(CO2C) (4.27)
C=Ck
Finally, by applying A-Y transform again, all unknown capacitancesC51,
CsimandC32can be determined as
Csim= CC/(C + C + C)
=CXCZ/(CX+ C + C) (4.28)
C32= CYCZ/(CX+ C + C)
4.4. Simulation Results
To demonstrate the validity of the proposed modeling approach for coupled
microstrip on-chip interconnects, four cases of symmetric coupled interconnects with
different combinations of conductor dimensions and substrate conductivities are con-
sidered here. The simulation results are shown in Figures 4.5-4.8. The two-portE
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frequency-dependent line parameters are computed by the closed-form expressions
and compared with both the quasi-static EM solutions based on spectral domain
approach (SDA) [8] and the more rigorous results generated by the full-wave EM
simulator Agilent Momentum [41].c
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As a first example, a symmetric coupled microstrip on-chip interconnect on
a heavily doped silicon substrate is considered. The width of the two conductor
strips is chosen to bew1=w2= 4m and the spacing between the conductors is
s = 2J2m. To emphasize the series resistance due to the skin effect in the siliconE
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substrate, the conductors are chosen to have zero thickness and resistivity. The
double-layer substrate is chosen to be an oxide layer with thickness h0= 2pm and
dielectric constant i= 3.9, and a bulk silicon layer with thickness= 500pm,E
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dielectric constant= 11.8, and silicon conductivity= 10, 000S/m. The two-
port line parameters of this coupled line are shown in Figure 4.5 as functions of
frequency up to 10GHz.Figures 4.5(a) and (b) show the frequency-dependent series parameters, in-
cluding both self and mutual parameters. As seen from the comparisons with both
SDA and Momentum, the results of p.u.l.[R(w)] and [L(w)] computed by the
proposed closed-form expressions are in very good agreement with the EM solu-
tions. The relative difference between the results of the closed-from solutions and
the EM solutions was found to be, in general, less than 3% over a wide frequency
range. Moreover, this good agreement exhibits the capability of the proposed image
method to adequately capture the frequency dependence in the series impedance.
Figures 4.5(c) and (d) show the frequency-dependent shunt admittance pa-
rameters, including both self and mutual parameters. The p.u.i. capacitance matrix
[C(w)] computed by the proposed method agrees fairly well with that generated
by SDA or Momentum EM solutions, as illustrated in Figure 4.5(d).Moreover,
[C(w)] is found to be nearly a constant over the entire simulation frequency range.
This behavior is expected because for a highly doped substrate like this case of
= 10, 0008/rn, [C(w)]is virtually solely determined by the oxide capacitance
only and thus remains nearly constant. The comparison in [G(w)], as shown in
Figure 4.5(c), can be described as very reasonable, although not as excellent as
in [C(w)].It is also of interest to note that there is a noticeable difference even
between the quasi-static and full-wave EM analysis. However, the difference is ac-
ceptable because for highly doped silicon bulk like this case,[G(w)]itself is small and
thus is believed to be unimportant in determining the overall frequency-dependent
characteristics.
Figure 4.6 shows the frequency-dependent series impedance and shunt ad-
mittance parameters, including both self and mutual terms, for the same coupled
interconnect configuration as mentioned above, except that the silicon substrate is
changed into being lightly doped withoj = lOS/rn.It is observed again that, ingeneral, the line parameters computed by the proposed method are in good agree-
ment with those determined by SDA and Momentum. For lightly doped substrates
like this case, whereaj =lOS/in, [G(w)] and {C(w)] show significant frequency de-
pendence while [R(w)} (due to silicon loss only) is small andfL(w)}remains nearly
constant over the entire interested frequency range. Again, the comparison shown
in Figure 4.6 can further demonstrate the capability of the proposed low- and high-
frequency asymptotic approach to capture the frequency dependence in the p.u.l.
shunt admittance parameters.
Two more examples are next examined, where wider conductor strips are used
on the same oxide and silicon substrate structure. Figure 4.7 showsthe simulation
results for a coupled line structure withw1=w2= 2Opm and s = l0,um on
a heavily doped silicon substrate withaj= 10, 000S/m. Figure 4.8 shows the
results for the same configuration except for a lightly doped substrate withUj =
lOS/rn. Due to the increased width of conductor as well as spacing in between them,
some expectable changes can be found in these results, for example,the decrease in
inductance and increase in capacitance. Once again, the results obtained with the
proposed method agree very well with those by SDA and Momentum.
4.5. Interconnects with Finite Thickness
In the previous sections, the conductors are assumed to be ideal, i.e., with
zero thickness and infinite conductivity, in both single and coupled interconnects.
The major purpose of this assumption is to focus on the study of the complicated
silicon substrate loss contribution to the line parameters. However, all interconnects
in reality have finite thickness and finite conductivity. When the thickness-to-width
ratio becomes big, which is especially widely used in VLSI circuits, the effects of62
finite thickness as well as finite conductivity have to be considered to accurately
model the line parameters.
In general, a thick conductor with finite conductivity itself leads to conductor
loss including conductor skin effect, proximity effect, and apparently, DC resistance
loss. However, DC resistance is not the focus here since it can be readily evaluated.
In fact, some manufacturers are using high-conductivity material such as copper to
reduce such loss. At low frequencies (towards the DC end), the current is nearly
uniformly distributed over the cross section of each conductor. As frequency in-
creases, the current distribution is no longer uniform due to the induced electric
field. The current tends to concentrate more at the sharp edges of a conductor.
This effect is more pronounced in the signal conductor than in the ground plane.
The interaction of induced fields between neighboring conductors also affects the
current distribution, i.e., proximity effects. Actually the proximity effects may be
even more pronounced in the ground plane since the current in the ground plane
tends to concentrate more at the area below the signal conductor. As frequency
gets to high enough, the conductor skin effect becomes pronounced because the cur-
rent becomes concentrated in a thin layer under the conductor surface, which is on
the order of the skin depth c5.All these effects make the p.u.l.resistance larger.
Asan adequately accurate approximation, frequency dependentp.u.l. R(w)can be
expressed in terms of three additive terms
R(w)R + R0(') + R3b(w) (4.29)
whereRdis DC resistance,R(w)is the resistance due to silicon substrate loss
only and R0(w) is the resistance due to conductor skin effect and proximity effect.
can be readily calculated.R8b(w)can be calculated by closed-form expressions
proposed in previous sections.R0(w) has been extensively studied over years and63
various numerical and analytical solutions are available, .e.g., by [10], [33], and[34].
The formulas in [10] are given by
Rm
k+--ln(i)] (4.30) R0 =
[7
-2
whereRmis given by (wp/a)'/2. The coefficientkis given by
( 1 w/h<0.5
k (4.31)
0.94 +0.132(w/h)0.0062(w/h)20.5 <w/h < 10
Meanwhile, the change in current distribution also modifies the magnetic
field distribution in the space between conductors as well as with conductors.As
a result, both external inductance andinternal inductance get reduced.If finite
thickness needs to be considered, we may refer to those well developed closed-form
expressions for evaluating characteristic impedance of transmission line withfinite
thickness. A common strategy of taking finite thickness into account is to substitute
the actual strip with by an effective strip width. Such formulas can be found in
many places in the literature, such as[30], [10], [34],and[35],etc. As an example,
an expression for strip thickness correctionfor homogeneous media is given by[30]
tI wew+1n1 1-i- 71\
4exp(1)
tcoth26.517(w/h)
(4.32)
A similar strategy is used for static capacitance calculation. The effect of
finite strip thickness is taken into account by using the concept of effective width, as
enunciated by Wheeler. Such formulas can be readily obtained in many literatures,
e.g., [10],[33],etc.
In treating interconnects with finite thickness, in addition to the above closed-
form formulas, more rigorous analytical EM approaches can also be applied to obtain
more accurate results. Many studieshave been done in dealing with conductor loss
by various full-wave or quasi-static techniques[36], [37].Kollipara and Tripathi
[38]introduced a modeling technique using a stacked conductor model, which waslater implemented with a great reduction in computation size [8] to accurately and
efficiently evaluate the finite thickness effect in C and L.
In conclusion, the finite thickness effects to p.u.i.line parameters can be
separately evaluated, in most cases, in terms of the modified closed-form expres-
sions and can be added to the contributions resulting from silicon substrate skin
effect. Therefore, complete solutions for calculating p.u.l. frequency-dependent line
parameters of practical microstrip-type on-chip interconnects are available now.
4.6. Conclusion
As a conclusion, accurate and complete closed-form expressions for frequency-
dependent line parameters can be nicely formulated in terms of corresponding loss-
less configurations for which closed-form solutions are widely available. The series
impedance parameters are obtained using an image method and the shunt admit-
tance parameters are obtained using low- and high-frequency asymptotic solutions.
The results by this method have been examined by various coupled microstrip on-
chip interconnects cases in comparison with quasi-static SDA [8] and full-wave field
solver Momentum [41]. It was shown in this chapter that the results computed by
the proposed method are in good agreement with those by EM analysis.65
5. APPLICATION TO ON-CHIP
INTERCONNECTS SIMULATION AND
MODEL EXTRACTION
5.1. CAD-Oriented Modeling of On-Chip Interconnects on
Silicon Substrate
Once the distributed line parameters are obtained, on-chip interconnects can
be simulated to facilitate circuit level design and/or synthesis of silicon based inte-
grated circuits. Due to the frequency-dependent nature of line parameters, direct
implementation of the distributed model in general purpose circuit simulators such
as SPICE is difficult and even impossible. Differenttechniques have been applied to
perform the simulation of transmission line effects of interconnects, for example, a
method based on moment matching [48] and an inverse Laplace transform approach
[49]. However, not all of these methods are fully compatible with circuit level sim-
ulators. Therefore, it is advantageous to represent the broadband characteristics of
interconnects by modeling the frequency-dependent distributed line parameters in
terms of ideal lumped equivalent circuit elements. A comprehensive CAD-oriented
modeling methodology for single and coupled on-chip interconnects has been devel-
oped in [12]. An overview of this CAD-oriented modeling approach is given in this
section since in the next section it will be applied to implement the fast extractor
for on-chip interconnects.
Figure 5.1 shows the equivalent circuit with only ideal lumped elements for a
single on-chip interconnect on silicon substrate. It should be noted that this model
is for a basic interconnect cell. For longer interconnects the basic cells can be readily
cascaded. In the following, the circuit elements extraction procedure is described
separately for the series impedance part and the shunt admittance part.R(W)L(W)
p
c(w)
ctTEIr
Cox -r
Csi Gsi
0-
I p
FIGURE 5.1.Distributed frequency-dependent circuit and an equivalent circuit
with only ideal lumped elements for a single on-chip interconnect on silicon substrate
[12]
As stated previously, the equivalent circuit model for the p.u.l. shunt admit-
tance is proposed based on the physical understanding of the oxide-silicon substrate.
The capacitance C0represents the oxide layer and it is in series with the parallel
connection of capacitance C and conductance G82 representing the semiconducting
silicon bulk. In [12], these three circuit elements are extracted from the frequency-
dependent shunt admittance G(w)+ jwC(w)at one frequency point with help of
the additional relationship G3/C8 = cr/5.However, this extraction procedure
may not be necessary if using the new closed-form expressions. Instead of extracting
circuit elements from the G(w)+ jwC(w)obtained from quasi-static SDA [12], the
new approach directly calculates the circuit elementsCO3C and As a re-
sult, when one uses new closed-form expressions to obtain the frequency-dependent
shunt admittance parameters, the equivalent circuit model becomes automatically
available without any further extraction procedure.
The equivalent circuit model for the series impedance parameters shown in
Figure 5.1 is derived by constructing a rational polynomial approximation of the
general formF(jw)
A0 + Ai(jw) + A2(jw)2 ++ Am(jW)m
1 + Bi(jw) + B2(jw)2 ++ B(jw)
R(0))L(W)
0_- p
Rdc
:
Lo
/1 CQncillccr
Mi M2
Rsub,1 Rsub,2
Substrat&
67
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FIGURE 5.2. An alternative equivalent circuit model for series impedance based
on effective substrate current loops [12]
The rational polynomial function is synthesized in terms of idealRandL
elements in a ladder-type canonical topology as shown in Figure 5.1.In [12] the
authors presented an alternative equivalent circuit for the p.u.l. series impedance
providing more physical insight. This model is shown in Figure 5.2. In the main
branch,L0andRdrepresent the inductance and resistance at low frequency where
the silicon skin effect is negligible. In the substrate, the inductance and resis-
tanceR8b,together represent the i-th effective substrate current ioop. The mutual
inductance M represents the inductive coupling between the conductor and semi-
conducting silicon substrate. According to this circuit topology, the overall series
impedance can be written as
Z(jw) = Rd + jwLo
Mi(jw)2 M2(jw)2
jwL5b,1 + Rb,1jwL5b2 + R8b,2
(5.2)
The lumped circuit elements can be extracted from the rational polynomial func-
tion. The order of the rational polynomial is mainly determined by the substrateconductivity and thickness. It has been shown that for typical medium and heav-
ily doped silicon substrate, up to three effective substrate current loops should be
sufficient to model the broadband characteristics of on-chip interconnects.
The CAD-oriented modeling technique for single on-chip interconnects de-
scribed above can be extended to the equivalent circuit model for coupled on-chip
interconnects. Since the modeling methodology is the same as that of single inter-
connect, it will not be repeated here. The readers are referred to [12] and [15] for
detailed discussion.
5.2. Implementation of Fast On-Chip Interconnect Extrac-
tor: CELERITY
SimulationEMEIntEconnect or
distributed line parameters
Closed-Form
Expressions
1RF/Mixed-Signal
ISilicon Circuit Design
Model
Extraction
SPICE Macro-
Subcircuit
orModel
FIGURE 5.3. CAD modeling methodology for On-chip interconnectsA general CAD modeling methodology for on-chip interconnects is illustrated
in Figure 5.3. The characteristics of transmission lines on silicon substrate can be ob-
tained by full-wave electromagnetic (EM) analysis and by quasi-static EM approach.
Once the interconnect parameters, typically in terms of frequency-dependent dis-
tributed line parameters, are obtained by EM simulation, they can be used to extract
SPICE compatible subcircuit and/or macro-model. The extracted model can then
be directly or indirectly employed in the commercial CAD tools, such as Agilent
EEsof ADS [41] and HSPICE [50], to facilitate the silicon-based integrated circuit
design and/or synthesis.
However, EM simulations generally are too time-consuming to be a viable
solution for practical computer-aided design (CAD). Alternatively, closed-form ex-
pressions for the characteristics of on-chip interconnects are very desirable for fast
simulation and CAD. This thesis work has focused on one of the most important
interconnects configurations, i.e., microstrip-type on-chip interconnects, and as a re-
sult complete and fast closed-form expressions for single and coupled microstrip-type
on-chip interconnects have been developed and validated.
A fast on-chip interconnect modeling tool was developed and named CELER-
ITY. The software CELERITY inherently performs two functions. The first is to
calculate the frequency-dependent line parameters of on-chip interconnects using
the closed-form expressions. The second part is to extract equivalent circuit models
consisting of ideal lumped circuit elements only, which can be given in form of fully
SPICE compatible subcircuit netlists.Figure 5.4 illustrates the flowchart of the
implementation of CELERITY. The software tool takes, as inputs, the geometrical
parameters, substrate material parameters, and interested frequency range, etc. The
current version can deal with microstrip-type single and symmetric coupled on-chip
interconnects only. The tool calculates the series impedance and shunt admittance
parameters as functions of layout geometrical parameters, process parameters, andr:i
operating frequency. The process of calculating line parameters is based on the
proposed closed-form expressions and, thus, the simulation speed is much faster
than that of the previously developed tool, OSU-SMILES [51], which is based on
quasi-static EM analysis. The calculated RLGC parameters are saved and used for
post processing, such as, plotting. Meanwhile, the interconnect parameters are fed
to an equivalent circuit extractor to generate the equivalent circuit model, which is
compatible with the commonly used SPICE subcircuit format. It is worth noticing
that since the most time-consuming part, i.e., the EM simulation, is replaced by our
fast closed-form expressions, significant improvement in simulation speed should be
expected. The speed-up will be exemplified in the following section by speed com-
parison between the new tool CELERITY and the previous quasi-static EM based
on-chip interconnect extractor, OSU-SMILES.
5.3. Speed Comparison between CELERITY and OSU-
SMILES
Two on-chip interconnect extractors are compared here. OSU-SMILES is a
quasi-static spectral domain approach (SDA) based on-chip interconnect extractor
while CELERITY is a new closed-form-expressions-based extractor. Both of them
can perform frequency-dependent line parameters extraction from single or coupled
interconnect layouts for a given process, and can extract equivalent circuit models
with fixed lumped circuit elements. Two test examples are simulated by CELERITY
and OSU-SMILES on three different computer platforms and CPU times in seconds
are recorded, as shown in Table 5.1.
Test case 1 is a single line on-chip interconnect with w = 6tm, h0= 2,um,
= 3.9, h,= 5OOtm, and= 11.8, oj = 1O,000S/m. Test case 2 is a coupled
on-chip interconnect structure withw1 ==lOpin, s = 4jim,h0 =2gm,=71
3.9, h8= 5OOrn,= 11.8 and a,10, ODDS/rn. Both cases are simulated from
0-20GHz with 25 frequency points on an AMD-K6 2/235 PC with 64M RAM, a SUN
UltralO/440 workstation with 256M RAM, and an HP Visualize C3600 workstation
with 128M RAM. All simulations performed include both RLGC line parameters
extraction and equivalent circuit model extraction. Table 5.1 shows the simulation
times for the two test cases on the three different computer platforms.
CPU times of CELERITY v.s. OSU-SMILES (in seconds)
Platform PC SUN HP
Casel 0.28/41.58 0.08/21.36 0.06/10.56
Case2 2.75/137.7 1.43/72.89 0.67/35.2
TABLE 5.1. CPU times (in seconds) of CELERITY/OSU-SMILES. Case 1: single
line (25 frequency points, 0-20 GHz). Case 2: coupled line (25 frequency points,
0-20 GHz). The three computer platforms are: PC AMD-K6 2/235 64M RAM, SUN
UltralO/440 workstation 256M RAM, and HP Visualize C3600 workstation 128M
RAM
As shown in Table 5.1, CELERITY significantly reduces the CPU time in
performing the same simulation task.In case 1, where a single line structure is
analyzed, CELERITY is faster than OSU-SMILES approximately by a factor of 148
on the PC, 267 on the SUN workstation, and 176 on the HP workstation. In case 2,
where a coupled line structure is analyzed, CELERITY is faster than OSU-SMILES
approximately by a factor of 36 on the PC, 51 on the SUN workstation, and 52 on
the HP workstation.In general, CELERITY runs tens to several hundred times
faster than OSU-SMILES. In conclusion, it is observed that approximately 0.5-
3% of the computation time is achieved in CELERITY compared with the quasi-72
static SDA-based OSU-SMILES. This result not only verifies that the most time-
consuming part is the EM simulation in on-chip interconnects modeling but also
demonstrates the high efficiency of the proposed closed-form expressions. As an
additional comment, since OSU-SMILES is a quasi-static SDA based extraction
tool, it already has significantly improved the simulation speed compared to that of
full-wave EM analysis.73
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6. CONCLUSION AND FURTHER RESEARCH
6.1. Conclusion
This thesis has presented a new, fast extraction technique for the line param-
eters of microstrip-type on-chip interconnects on silicon substrate. After a review
of the basic theory and previous research on conventional and MIS microstrip line
in chapter 2, the motivation of obtaining accurate closed-form expressions for the
frequency-dependent line parameters of on-chip interconnects on iossy silicon sub-
strate was highlighted. A complex image theory was employed and extended to
the MIS structure. The resulting effective complex height was used to approximate
the complicated silicon substrate loss effects.With the aid of effective complex
height, appropriate static inductance formulas were then used to calculate complex
inductances, from which the p.u.i. series impedance line parameters were extracted.
Based on the equivalent circuit model, p.u.l. shunt admittance parameters expres-
sions were developed using low- and high-frequency asymptotic static solutions.
Chapter 4 followed with coupled line on-chip interconnects on silicon substrate.
The image method was extended to the coupled line configuration and partial self
and mutual inductance formulas were applied to calculate p.u.1. series impedance
matrices.P.u.l.shunt admittance matrices were determined by low- and high-
frequency asymptotic solutions. This thesis showed that the complete solution of
the frequency-dependent characteristics of on-chip interconnects can be formulated
in terms of corresponding lossless/static configurations for which closed-from so-
lutions are readily available. The accuracy of the presented extraction technique
for the line parameters was illustrated by extensive comparison with corresponding
full-wave and quasi-static EM simulations for both single and coupled microstrip75
on-chip interconnects. It was shown the that the proposed closed-form expressions
are in good agreement with the EM solutions.
The technique presented in this thesis is applicable to CAD modeling of
on-chip interconnects.In chapter5,a fast on-chip interconnect extractor tool,
CELERITY, was developed based on the proposed closed-form expressions for the
frequency-dependent p.u.1. line parameters. By comparison with a previous quasi-
static-EM-based on-chip interconnect modeling tool, CELERITY was shown to be
able to improve the simulation speed significantly by an order of ten to several
hundred.
6.2. Further Research
Further work in developing fast closed-form expressions of on-chip intercon-
nects should include, but is not limited to, interconnects without ground plane, e.g.,
coplanar transmission line. A modified or new complex image solution as well as
asymptotic static solution should be derived to handle interconnect configurations
where no ground plane exists. Moreover, for multilevel interconnects, where con-
ducting strips may lie in different levels in parallel or are crossing, the methodology
presented in this work is not directly applicable. However, it may lend itself well to
being extended to such cases.76
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Microstrip Line
The microstrip line is conventionally characterized by the characteristic
impedance Z and the effective dielectric constant fr,eff. Exact compact equations
for Z and fr,eff are difficult to obtain due to the inhomogeneous dielectric. How-
ever, approximate formulas have been developed by various methods, such as the
method of modified conformal images and the functional approximation of numer-
ical results. These types of formulas give acceptable accuracy, which is more than
sufficient in practice.
In the following, the single microstrip line is assumed to have conductor width
w, lossless dielectric substrate thickness h, and dielectric constantThe conductor
thickness is assumed to be zero unless otherwise specified.
An equation obtained by the method of modified conformal images by
Wheeler [26] is given as
lnl+ 16() +2
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for narrow conductors with w/h3.3. For wide conductors with w/h3.3,
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An improved Wheeler's equation, for 0 < w/h < c'o and 1 r<oc, is given
as
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Hammerstad presented equations in [30] by functional approximation of the
exact conformal image value. The equations are
with
h
++(2h/w)2] (A4) in
27r\/7j Lw
F1= 6 + (27r6)exp{(30.666h/w)°7528} (A5)
where ijis the wave impedance in free space and r,eff is the effective permittivity,
which can be derived by functional approximation of the numerically calculated
values from the static Green's function method and is given as
with
and
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For a microstrip line without substrate (air-filled), Schneider gave functional-
approximation-based equations for the characteristic impedance. For 0 <w/h < 1,
and for w/h> 1,
78hw
(A9)
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In [26], Wheeler also gave an equation for the characteristic impedance of a
microstrip without substrate (that is,r =1), which is also a functional approxima-
tion of exact solutions obtained by means of the method of conformal images. The
equation for the entire range 0 <w/h < x with an error of less than 1% is given asI h2 I irw2'l Z=3Oln1l+32(_)l+vl+() (All)
The formulas above have been compared with accurate values determined by
the static variant of the method of lines [32]. The comparisons show that Z calcu-
lated by equations from Wheeler's modified conformal images differs by a maximum
of 0.4%, when calculated by the equations from Schneider's functional approxima-
tion differs by a maximum of 1.5%, when calculated by the functional approximation
from Wheeler's differs by a maximum of 0.9%, when calculated by Hammerstad's
equations differs by a maximum of 0.2%, and when calculated by Wheeler's formula
for microstrip without substrate differs by a maximum of 1%.Therefore, these
equations seem to be accurate enough to calculate the characteristic impedance as
well as static inductance and/or static capacitance.L.1
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APPENDIX B. Overview of Partial Inductance
For any two conductors of uniform cross sections a2and a, around ioops i
and j, the mutual inductance between loops i and j is formulated as
fJ ff
dl,
L3 = ------ da2da3 (Bi)
a2a 47r
where= r3and d12is the element length taken along the axis direction of
the conductor. This formula shows that the mutual inductance is fully dependent
on the geometrical property of the conductor loops.It is seen that averages are
taken over the conductor cross sections for both conductors. Actually this formula
reduces to the well-known Neumann formula when both conductors are infinitely
thin, i.e., filaments, and is given by
[L ffd1.d13 L13=-77 (B2)
The above definitions of inductances are suitable for a set of loops since the flux
linkage induced in a closed loop where the area is bounded by the loop is clearly
defined. However, it seems that no unique flux is associated with an open loop or a
segment of ioop. Nevertheless, the concept of partial inductance can be introduced
to deal with this type of inductance calculation. A partial inductance is defined as
1 /L
CkCmdlkdlm
dak dam (B3) Lpk =
1kLm L Lm rkm ak am
where bk, bm are the starting points and Ck and Cm are the ending points on the
segments considered. (B3) can also be seen as the result of replacing all ioop integrals
in (Bi) by line integrals.
Based on the definition of partial inductance, exact inductance solutions may
be obtained in terms of numerical integrals or summations, such as in [45] and [46].
For fast computation purpose, various formulas have been developed dealing with
different geometries, e.g., in [45].Grover [44] provides a more extensive treatment of inductance calculation and
supplies a thorough list of references. Grover's formulas are used in this thesis work
to calculate both self and mutual inductances. Grover's formulas are essentially the
results of deriving inductance expressions based on geometric mean distance (g.m.d.)
calculations.In most cases, only partial inductances, i.e., with finite length, are
calculated using the working formulas and thus are length dependent. The p.u.l. self
and mutual inductances, which are of our interest, can be obtained by extrapolating
the corresponding partial inductance valueL(1)for finite length conductors, as given
by
L1 = urn
1-4001
In the presence of a ground plane, e.g., for microtrip-type on-chip interconnects, the
p.u.1. self and mutual inductance can be efficiently obtained from the closed-form
expressions in [44] with the aid of image conductors. The calculation is convergent
when the length I is large enough. Numerical results [15] show a length of iO times
the cross sectional dimensions will be sufficient to assure the convergence.I
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APPENDIX C. Brief Overview of the Quasi-Static Spectral
Domain Approach
1 air 2
Cr1 hij
Cr2 h2
_J_ -j-
h
FIGURE C.1.Single level coupled microstrip line with a two-layer dielectric
substrate
Figure C.1 illustrates a single level, coupled microstrip line with atwo-layer
lossless dielectric substrate. Under the quasi-TEM assumption, theproblem of cou-
pled lines with a two-layer lossless substrate can be formulated as a2D Poisson's
equation
VI(x, y) =16(yh) (Cl)
In the transformed (spectral) domain, Poisson's equationbecomes
=2(a,y) (C2)
This equation together with appropriate boundary conditions can bemanipulated
and results in the corresponding algebraic form in the spectraldomain given by
y = h1 + h2) =(m(a) (C3)
m 1.r.]
whereImis the spectral domain representation of charge density p8(x) on the m-th
conductor, and(c) is boundary Green's function in the spectral domain. For the
two-layer case shown in Figure C.1,(a) is determined as [8]
rlcoth((odhi) + r2 coth(Iah2) = h1 +h2) =
kko{Erikri + coth(Iahi)] + r2 coth(aIh2)[1 + c1 coth(kyhi)]}
(C4)
The unknown charge density Pm(X) is expanded in terms of Chebyshev basis func-
tions as
N m (2(XXm))
(C5)
Wm Pm(X) =Cnm,
2(x_xm))2 n=O1(
Wm
where T stands for Chebyshev polynomial. Correspondingly, in the spectral do-
main,(a) is expanded in terms of the first kind Bessel functions,
N
=Cnm(_1)mJnDm)e_jm (C6)
nz=O
whereJ7is the n-th order Bessel function of the first kind. A set of algebraic equa-
tions can be obtained by taking inner product of basis functions and test function.
As a result, the coefficients of the basis function for the unknown charge density are
obtained and, thus, the capacitance matrix can be readily calculated.